[Next]
[Up]
[Previous]
Next:
Synchrony
Up:
Synchronous Verilog
Previous:
Synchronous Verilog
Basic concepts
Synchrony
Wires and registers
Wait statements
Loops
Conditionals
Resolution
Embedded assertions
Ken McMillan
Fri Nov 6 22:15:28 PST 1998